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Introduction
Silicon carbide (SiC) is the most promising material for high-power, high-frequency and hightemperature devices thanks to its advantageous physical properties. Like silicon (Si), SiC easily forms SiO 2 by thermal oxidation which makes it feasible to use the Si technology for the development of SiC devices. Among the different SiC polytypes, the 4H is the most attractive due to its largest bandgap, high electron bulk mobility and availability. However, the development of metal oxide semiconductor field effect transistors (MOSFETs) is limited by several problems, such as the high density of interface defects, threshold voltage instabilities and low carrier mobility in the inversion layer [1, 2] .
Recently, it was proposed that bulk traps in SiC play a role in reducing electron mobility similar to the interface traps on which papers were focused since 1990 [1] . These bulk traps were related to carbon (C) clusters at the SiC-SiO 2 interface [3, 4] , as they have been observed by atomic force microscopy (AFM) [5] . In particular, contrast variations and changes in the C/Si ratio across the SiC-SiO 2 interface have been observed using different transmission electron microscopy techniques such as high resolution transmission electron microscopy (HRTEM), Z-contrast imaging [6] and Electron Energy Loss Spectroscopy (EELS) [7, 8] .
In the context of the MobiSiC project (Mobility engineering for SiC devices) [9], we study 4H-SiC MOSFETs with the aim to get more insight in the C distribution and nature across the SiC-SiO 2 interface and to correlate the results with electron mobility measurements. Investigations are based on the combination of structural and compositional analyses carried out by HRTEM and spatially resolved EELS with Hall mobility measurements.
Experimental
Two sets of samples with n-channel planar MOSFETs were fabricated. The first set (denominated p-epi) and the second (denominated p-imp) were fabricated on p-and n-type 4°-off 4H-SiC (0001) Si-face epilayers, respectively. The substrates were provided by CREE Inc. The net acceptor concentration of the p-epi samples was 5×10 17 cm -3 . For the p-imp Hall-bar MOSFETs, multiple aluminium (Al) implantations (at 35, 70, 140 and 300 keV) were used to form a p-type box profile with a peak concentration of 5×10 17 cm -3 . In this last case, the net donor concentration of the n-type epilayer (Nitrogen) was 3×10 15 cm -3 . The schematic cross section of the MOSFET is shown in Ref. [10] . For the two sets of samples, the gate oxides were grown by an oxidation in N 2 O atmosphere at 1553 K and subsequently annealed at the same temperature for 30 min under N 2 ambient. Phosphorus-doped polycrystalline silicon was deposited by LPCVD and patterned to form the gate electrode. After capping the Si face substrates with graphite, source and drain implantations were annealed in Ar atmosphere at a temperature of 1973 K for 30 min to remove implantation defects and to electrically activate the dopants. For the fabrication of the source and drain contacts, SiC was first alloyed with Ti at 1373 K for 2 min and then a metallization stack containing Ti, TiN and Pt was deposited and patterned by standard lift-off process. The channel length (L) and width (W) used in this study are L/W = 5 µm/100 µm for the lateral MOSFETs, which have been analyzed by HRTEM-EELS, and 80 µm/500 µm for the Hall-bar MOSFETs.
MOSFET devices were characterized by I-V and Hall measurements. Transfer characteristics were obtained using a Modular DC Source/Monitor Agilent 4142B in conjunction with a probe station Karl Suss PA200. Hall effect was used to measure the mobility and the free carriers density in the inversion channel of the MOSFET as a function of the gate voltage at room temperature. The advantage of Hall measurements is the direct determination of the mobility and the carrier concentration even in presence of a considerable amount of trapped electrons at the oxide/semiconductor interface. Measurements were made on a modified Accent HL 5000 Hall effect setup with a permanent magnet of 0.33 Tesla. The MOS gate transistors were biased using batteries to minimize the level of noise in the setup. The drain voltage was set to 100 mV and the gate voltage was varied up to 15 V. A Keithley 2182A nano-voltmeter was used due to the low level of the Hall voltage and the drain current was measured using a Keithley 2400 source meter. The mobility and the carrier's density were calculated assuming a Hall scattering factor of 1.
Cross-sectional TEM (XTEM) samples from the lateral MOSFETs have been prepared by classical focus ion beam (FIB). On XTEM, atomic structure and elemental analysis were investigated by HRTEM and EELS performed on a field emission TEM, FEI Tecnai™ F20 microscope operating at 200 kV. The microscope is equipped with a corrector for spherical aberration dedicated for the direct observation of atomic structures at interfaces with substantially reduced contrast delocalization in the images [11] . For local EELS studies, the microscope is also equipped with a scanning stage (STEM) allowing a focused one nanometre-sized probe to be scanned over the sample area of interest (in our case, a line crossing the SiC-SiO 2 interface) and an imaging filter (Gatan GIF TRIDIEM) used as a spectrometer. At each focused point, an EELS spectrum encompassing ionization edges of elements of interest (Si, C, O) was collected. The relative compositions were then extracted from a classical quantitative analysis of the corresponding ionization edges and plotted as a function of the distance. C/Si and O/Si ratio have been also plotted.
Electrical Measurement
Figs. 1(a) and 1(b) show the free inversion carrier concentration (n inv ) as a function of the gate voltage (V G ) for the samples p-epi and p-imp, respectively (solid symbols) determined by Hall effect measurements. In the figures the ideal free inversion carrier concentration (n inv,ideal ) versus V G is also shown (dashed lines). n inv,ideal has been calculated using the equation n inv,ideal =-C ox /q(V G -V th ) where C ox is the oxide capacitance, q is the electronic charge and V th is the threshold voltage. V th was determined from the transfer characteristic measured at room temperature (V ds =100 mV) utilizing the threshold drain current method [12] . With respect to the small aspect ratio of the Hall bars in this work a threshold current (I T ) of 0.1 nA was used. As can be seen in Figs. 1(a) and 1(b) the calculated n inv,ideal does not represent the actual relation between V G and n inv . This is due to the large number of interface-state traps present at the SiC/SiO 2 interface. Therefore the difference between the measured and the ideal inversion carrier concentration is the interface trapped charge. The measured inversion carrier concentration is roughly 30 % and 50 % of the ideal inversion carrier concentration in sample p-epi and p-imp, respectively. This is in accord with a previous report of V. Tilak et al. [13] . The V th depicted by the extrapolation of the measured free carrier concentration (dotted line) in Figs. 1(a) and 1(b) is in the range of V th determined from the transfer characteristic of the Hall bars.
The results presented in Fig. 2 show that p-impl MOSFET presents a higher Hall mobility than pepi MOSFET. These first experimental results are different from others reported studies that show lower mobility on MOSFET fabricated from implanted layer [1, 14] , may be due to a different fabrication process. Here, we assume that Coulomb scattering, rather than phonon scattering, is one of the dominant mechanisms that reduce the carrier mobility in the analyzed samples [15] . Therefore the smaller amount of trapped charge at the interface may account for the higher hall mobility of carriers in sample p-imp compared to that of the carriers in sample p-epi.
Furthermore, it is known that the incorporation of nitrogen during thermal oxidation is detected exclusively at the oxide/semiconductor interface and that it leads to a passivation of the interface and of bulk traps in SiO 2 [16] . Thus, the smaller amount of trapped charge together with the higher mobility values in p-imp sample may ultimately be attributed to the beneficial effect of the additional nitrogen within the epitaxial layer of sample p-imp. This effect prevails over the deleterious impact of the Al implantation that introduces additional defects in the bulk material thus increasing the bulk trap density on the SiC side of the interface. In this regard, it appears that interface traps and/or bulk traps on the SiO 2 side of the interface have a higher impact on the carrier mobility than bulk traps on the SiC side of the interface. 
Microscopy characterization
For the structural characterization of the MOSFETs, conventional TEM weak beam (WB) images have been acquired at different orientations and they reveal a first overview of the SiC-SiO 2 interface which looks homogeneous for both samples; the only observed defects are located far from the SiC-SiO 2 interface and are related to the source/drain implant step (in both samples) or to the Al implant (only in the p-imp sample).
HRTEM images have been also acquired for both samples confirming the good structural quality, in the vicinity of the SiC-SiO 2 interface, since 4H-SiC stacking atomic planes can be observed (Fig.  3) . The contrast on the SiO 2 side is the typical one of an amorphous material. There is no added contrast at the transition between the crystalline SiC and the amorphous SiO 2 . In particular, no contrast associated to C agglomerations or graphitic clusters can be evidenced. These observations are common to both p-epi and p-imp samples. The structural characterization only reveals wavy surface of the SiC at the interface for the thicker areas (electron beam of the TEM transmitted through the sample) of the samples (Fig. 3b ). This feature could be an artefact due to the sample preparation by FIB or it could be also associated to the MOSFETs growth procedure. Concerning FIB, the samples are thicker than those which are prepared following standard procedures and they are also heterogeneous in respect to SiC and SiO 2 area. This is due to the ionic attack over the sample and the different hardness of both materials. Improvement on the sample preparation will help to know more details about this feature. As the mobility degradation was proposed to be related to C distribution at the interface, compositional analysis have been performed by STEM-EELS. For this purpose, spectrum lines have been acquired across the SiC-SiO 2 interface and the individual elemental variations, as well as the ratio C/Si and O/Si profiles, have been determined. Concerning the individual distribution of the elements (Fig. 4a ) for the two studied samples we observe, on both sides of the SiC-SiO 2 interface, areas of constant composition with rather flat profiles for C, Si and O up to regions very near the interface. Going from the SiC side to the SiO 2 one, just across the interface, the C and Si (O) elemental profiles are decreasing (increasing) regularly. The width of the change in composition can be associated to a transition layer (TL) as also evidenced on the C/Si and O/Si ratios profiles (Fig.  4b ). On the basis of these results, two points can be discussed in relation to published data.
First, as the elemental (and related C/Si ratio) profiles are flat outside the TL, there is no evidence of extra C near the SiC-SiO 2 interface. These results are similar to the one of Pippel et al. performed on MOS samples. Based on EELS, they have not observed any C enrichment at or near the SiC-SiO 2 interface and they have not evidenced any graphitic regions at the interface or in the bulk SiO 2 by HRTEM [17] . These observations are not consistent with the ones of Zheleva et al. performed on different MOS structures where the presence of distinct layers, several nanometres thick on each side of the interface, is revealed on HRTEM images together with a non-stoichiometry behaviour of the C/Si ratio being higher than one up to 4 nm into the SiC and non zero up to 4 nm into the oxide [8] . Over-stoichiometry of the C/Si ratio was also shown in the work of Chang et al. particularly for NO-annealed C-face MOSFETs [7, 18] . Second, the thickness of the TL, as measured by EELS, is rather similar for the two MOSFETs studied here, i.e. 4-5 ± 1nm (Fig. 4) . Therefore, the width of the TL can be hardly related to the measured electron mobilities for the two MOSFETs being different by a factor 2, around 10 and 20 cm 2 /V·s (Fig. 2) . This situation is different from the case of the MOSFETs studied by Biggerstaff et al. where the width of the TL as evidenced by Z-contrast imaging but also on EELS elemental C/Si ratio profiles [6] is found to be inversely related to the effective channel mobility. It is noticeable that in this latter case the width of the TL is rather large, between 5 and 20 nm.
Conclusion
We compared results of electrical measurements and nano-analytical investigations by TEMbased methods for two sets of MOSFETs differing by the nature of their channel (p-epi and p-imp).
The Hall electron mobility in the p-imp MOSFET (20 cm 2 /Vs) was found to be higher, twice than the one measured in the p-epi one. The observed result is attributed to the beneficial presence of additional nitrogen in the p-imp substrate.
Moreover, HREM-EELS measurements evidence that the low Hall mobility values compared to the theoretical ones, cannot be correlated to a C enrichment near the 4H-SiC/SiO 2 interface but possibly to an interface roughness, if it is induced during the processing of the MOSFETs.
On the basis of these preliminary structural, chemical and electrical investigations, additional Hall measurements have to be carried out first, as a tool to follow the impact of technological processes on the mobility obtained on different MOSFETs and second, in order to further investigate the predominant mechanisms responsible for the degradation of the channel mobility.
